AI Comes to ASICs in Data Centers
eSilicon helped Nervana design its first-gen AI ASIC
6/6/2018 04:01 PM EDT
MADISON, Wis. — Three years ago, when AI chip startup Nervana ventured into the uncharted territory of designing custom AI accelerators, the company’s move was less perilous than it might have been, thanks to an ASIC expert that Nervana — now owned by Intel — sought for help.
That ASIC expert was eSilicon.
Two industry sources independently told EE Times that eSilicon worked on Nervana’s AI ASIC and delivered it to Intel after the startup was sold. eSilicon, however, declined to comment on its customer.
To read the full article, click here
Related Semiconductor IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
Related News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- Rambus Introduces PCIe® 7.0 Switch IP with Time Division Multiplexing for Scalable AI and Data Center Infrastructure
Latest News
- BrainChip Announces Commercial Availability and Production Shipments of AKD1500 Neuromorphic Processors
- Allegro DVT plays a pivotal role in groundbreaking CHASSIS Automotive Base Die development
- AI Component Capacity Squeeze and Foundry Output Cuts to Extend Mature-Node Price Increases in 2027
- Xiphera Selected for ESA ARTES Project to Advance Secure High-Speed Satellite Communications
- Amlogic Unveils A311Y3: Next-Generation 6nm SoC Built to Power the Edge AI Ecosystem