AI Accelerator Spec Maintains Rapid Update Pace
As the AI accelerator “arms race” continues unabated, UALink is likely to continue to get annual updates.
By Gary Hilson, EE Times | May 4, 2026

It makes sense that the standard governing AI accelerators should release an update less than a year after its first iteration.
Ultra Accelerator Link (UALink) 1.0 was released in April 2025, and the UALink consortium just released a major update to the specification that addresses in-network compute, chiplet definition, and manageability. These additions will support the deployment of UALink solutions in multi-workload environments and help improve UALink technology efficiency, performance for AI workloads, and ease of implementation.
In a briefing with EE Times, Kurtis Bowman, UALink consortium board chair, said the evolution of UALink reflects the rapid growth of accelerators in data centers, where memory bandwidth is critical to performance.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for UALink
- UALink Subsystem
- UALink PHY + Controller
- UALink Controller
- UALink PCS IP Core
Related News
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance
- Customisable wireless medical sensor chip with machine learning accelerator enables mass market advanced medical and vital-sign monitors
Latest News
- Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
- Synopsys and Intel Foundry Fast-Track Customer Readiness from Silicon to Systems on Intel 14A
- Samsung Electronics and Broadcom Expand Strategic Collaboration Across Memory and Foundry Technologies
- NVIDIA Expands NVIDIA Agent Toolkit With NVIDIA PhysicsNeMo and CUDA-X Libraries to Transform How the World Engineers, Designs and Builds
- Silvaco to Accelerate Physics-Based Digital Twins for Semiconductor Design and Manufacturing Using NVIDIA AI and Accelerated Computing