Project maps ARM core variability at 32-nm
Peter Clarke, EETimes
9/21/2010 7:11 AM EDT
The project, called Reality for short and "Reliable and variability tolerant system-on-a-chip design in more-moore technologies" in full, was set up in 2008 to address issues around design for variability, which becomes increasingly significant at geometries below 32-nm.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Legend Announces Software Tool for Semiconductor Process Optimization, Verification and Statistical Characterization
- Renesas Technology Adopts Stratosphere Solutions' StratoPro-STX Variability Characterization Platform for 45nm
- Synopsys and Silicon Metrics Deliver Memory Characterization Solution for System-on-Chip Design
- TSMC Adopts Sequence Design Interconnect Modeling Intellectual Property for Technology Characterization
Latest News
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer