Foundries have 28-nm yield issues, say execs
Peter Clarke and Dylan McGrath
EETimes (11/2/2011 12:08 PM EDT)
In particular foundries are struggling with the introduction of 32-nm/28-nm high-K metal gate (HKMG) CMOS, according to Bob Johnson, research vice president at Gartner, speaking to a client meeting here.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- UMC denies 65-nm yield issues
- Yield And Reliability Issues With Integrating IP
- Date 2002 conference to spotlight IP, SoC issues
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
Latest News
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso