Verification Panel, Part 4: It's About the Coverage
This is the final part in the experts' roundtable on verification. In part 1, the experts talked about the state of verification and the progress that has been made. In part 2, the subject broadened to the increasing number of domains where verification has to be performed, including power and software. Part 3 discussed abstraction and the integration of IP.
Taking part in this discussion are Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO at Jasper Design Automation; Oz Levia, vice president of marketing and business development at Jasper; Harry Foster, chief verification scientist at Mentor Graphics Corp.; and Viresh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects