Verification Panel, Part 4: It's About the Coverage
This is the final part in the experts' roundtable on verification. In part 1, the experts talked about the state of verification and the progress that has been made. In part 2, the subject broadened to the increasing number of domains where verification has to be performed, including power and software. Part 3 discussed abstraction and the integration of IP.
Taking part in this discussion are Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO at Jasper Design Automation; Oz Levia, vice president of marketing and business development at Jasper; Harry Foster, chief verification scientist at Mentor Graphics Corp.; and Viresh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era