Verification Panel, Part 4: It's About the Coverage
This is the final part in the experts' roundtable on verification. In part 1, the experts talked about the state of verification and the progress that has been made. In part 2, the subject broadened to the increasing number of domains where verification has to be performed, including power and software. Part 3 discussed abstraction and the integration of IP.
Taking part in this discussion are Gary Smith, chief analyst at Gary Smith EDA; Paul Martin, senior manager for debug, trace and performance modeling at ARM; Rajeev Ranjan, CTO at Jasper Design Automation; Oz Levia, vice president of marketing and business development at Jasper; Harry Foster, chief verification scientist at Mentor Graphics Corp.; and Viresh Paruthi, senior technical staff member at IBM.
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- How to Speed Up Simulation Coverage Closure with Formal Verification Tools
- Addressing the Verification Challenges of Panel Self Refresh in eDP
- How AI Drives Faster Chip Verification Coverage and Debug for First-Time-Right Silicon
- How Qualcomm Accelerated Coverage Closure with AI-Driven Verification
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA