Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Chip designers are often stuck between a rock and a hard place. Not only are they dealing with staggering design complexity, but they're also under pressure to accelerate time to market. Anything that can help increase design and development efficiency, decision making, and speed provides much-needed relief.
In recent years, relief has come in the form of artificial intelligence (AI).
Synopsys is a pioneer in AI-driven electronic design automation (EDA), and we recently bolstered the AI capabilities of our Fusion Compiler via native integration with DSO.ai. With dynamic, adaptive flows powered by AI, the solution is able to automate decision making, optimize power, performance, and area (PPA), and deliver faster, more effective results.
Automating RTL-to-GDSII flows
Traditionally, large companies and design houses have centralized teams that create a single flow for all designs. Because these flows must cater to all design types, they’re often overly complex for simpler design partitions and under-tuned for the most demanding design partitions. In addition, design teams must commit to specific application settings and have limited ability to adjust those settings as they progress through the design implementation process.
The new, AI-driven adaptive flow capability of Fusion Compiler solves these problems. It enhances Register-Transfer Level (RTL) to Graphic Data System II (GDSII) processes by dynamically adapting the design flow and engine heuristics based on real-time observations. The AI continuously monitors and adapts the flow to ensure design convergence — even when initial configurations prove less effective.
Instead of a rigid, pre-defined flow sequence, the AI intelligently and dynamically adapts the engines and flows based on the unique characteristics and challenges of the current design. Not only between major flow steps, but also within the sub-flow steps not accessible by external agents.
By continuously monitoring design metrics and trends, the AI can autonomously:
- Choose an alternative optimization heuristic or methodology.
- Execute selective optimization steps to reduce turnaround time.
- Rearrange sub-flow steps to improve convergence.
- Reinforce a sub-flow step to increase the effort level for a given design challenge.
- Recover from sub-optimal results by re-executing a previous step with an alternative approach.
To read the full article, click here
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related Blogs
- Reimagining Chip Design - From Spec to Signoff with Cadence AI Super Agents
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Chip Design Industry Reaches an AI Inflection Point
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments