USB4 Version 2.0 - Link Configurations
November 6, 2023
USB4 Version 2.0 specification was released by the USB Promoter Group earlier this year. This specification enables up to 80Gbps link speed per direction in symmetric mode and 120Gbps link speed in asymmetric mode.
The new version brings with it the possibility of configuring the USB4 link in asymmetric mode or transitioning to it from the symmetric mode.
There are a few changes in the terminologies as well for describing a USB4 link. The term Dual-Lane is no longer used. Instead, a USB4 link that uses two bonded lanes to transmit and receive data is called an Aggregated Link, which can be a Symmetric Link or an Asymmetric Link.
To read the full article, click here
Related Semiconductor IP
- USB4 VIP
- USB4 v2.0 Verification IP
- PCIe Controller for USB4 with AXI
- PCIe Controller for USB4
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related Blogs
- USB4 Version 2.0 - Low Power with Gen4 Link
- USB4 Version 2.0 - Gen4 Link Recovery
- USB4 Version 2.0 - Gen4 High-Speed Lane Initialization and Training
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car