USB4 Version 2.0 - Low Power with Gen4 Link
USB4 Version 2.0 specification was released by the USB Promoter Group two years back. This specification enables up to 80 Gbps link speed per direction in symmetric mode and 120 Gbps link speed in asymmetric mode.
Here, we take an overview of the low power entry and exit flows in Gen4 link speed and how they have been simplified as compared to that in Gen2/Gen3 link speed.
In Gen4, the low power entry has been made uni-directional, which means that there is no need for an ACK handshake anymore, hence removing any dependency on the link partner. The low power can be symmetric (CL1 or CL2) or asymmetric (CL0s). Only CL_OFF Ordered Sets are used to enter a low power state (CL0s, CL1, CL2). Now, CL1 and CL2 can be entered only from CL0s.
To read the full article, click here
Related Semiconductor IP
- USB4 VIP
- USB4 v2.0 Verification IP
- PCIe Controller for USB4 with AXI
- PCIe Controller for USB4
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related Blogs
- USB4 Version 2.0 - Gen4 High-Speed Lane Initialization and Training
- USB4 Version 2.0 - Link Configurations
- USB4 Version 2.0 - Gen4 Link Recovery
- Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car