The SiFive 20G1 Update for 7-Series Core IP
Faster, More Efficient SiFive 7-Series Core IP
Today, we’re announcing the SiFive 20G1 6.0 update, which is focused on improving the 7-Series line of products. Our previous release, SiFive 20G1, was a comprehensive update that spanned from the 7-Series to the 2-Series, including U-, S-, and E-Cores. Similarly, the 20G1 6.0 update improves the performance, features, and functionality of SiFive 7-Series U-, S-, and E-Cores.
Ever since the 7-Series introduction in 2018, SiFive has been able to bring advanced compute capabilities to embedded, industrial, and storage markets. These markets require high-performance compute in constrained thermal environments while being able to maintain real-time service guarantees. In addition they also require access to stable software stacks providing functionality for Human Machine Interface (HMI), real-time control, and rich connectivity.
To read the full article, click here
Related Semiconductor IP
- Multi-core capable RISC-V processor with vector extensions
- Open And Secure Distributed Security Architecture
- 4x improvement to vector computation with 4x sustained bandwidth of prior generations
- Performance P550 Gen 3
- 8-stage dual issue, in-order, superscalar processor with dual vector processing units (1024-bit VLEN/512-bit DLEN)
Related Blogs
- SiFive Core IP 20G1
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Silicon IP for the Final Frontier
- Tape-out Risk in the Age of Edge AI: The Case for GPU IP
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era