Tabula closed $104M, they’re for real. Right?
In March 2010, exactly a year ago, Tabula announced its product, the 40-nm ABAX device. The device promised a little revolution with its virtual 3D architecture, based on time multiplexing and continuous reconfiguration of its logic. At the time I mirrored Tabula’s announcement with Tier Logic’s, another PLD startup. I wondered whether Tabula could be successful, and I expressed some concerns about how much of an advantage in performance Tabula could get against a Xilinx or an Altera that can smoothly scale down their node size. Also questions were raised about the complexity of synthesizing and verifying an automatically time-multiplexed design, as well as about the extra power consumption required to reconfigure the logic with a frequency of 1.6 GHz.
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- Traditional Model of Funding Semiconductor Equipment is Broken?
- Tabula, Achronix try driving unique design advantages into solidifed FPGA sector
- Improving the EDA Funding Environment
- Tabula Closes its Doors
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects