Solving the RISC-V puzzle - optimal performance with zero risk
October 2, 2024
This blog post summarizes a keynote presentation by our CEO Ron Black at the RISC-V Summit Europe 2024. You can watch a recording of the keynote presentation on RISC-V International’s YouTube channel.
“RISC-V is inevitable” – This is a phrase often used by Calista Redmond, CEO of RISC-V International. Recent research by Omdia and the SHD Group brings objective proof that RISC-V is, in fact, reshaping the future of compute.
Omdia’s forecast on RISC-V adoption shows that:
- 17 billion RISC-V processors will be shipped in 2030â
- RISC-V processors in automotive applications âwill increase in volume by â66% annually between 2024 and 2030
RISC-V is attractive for many reasons, including its flexibility that opens for customization in a unique way. Of course, there have been some weak points in the past. Let’s address those.
RISC-V challenges
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Blogs
- What is the EDA problem worth solving with AI?
- Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
- Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
- Inside the Arm Mali G2-Ultra NX GPU: Delivering desktop-class mobile gameplay with AI-native graphics
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins