Solving the RISC-V puzzle - optimal performance with zero risk
October 2, 2024
This blog post summarizes a keynote presentation by our CEO Ron Black at the RISC-V Summit Europe 2024. You can watch a recording of the keynote presentation on RISC-V International’s YouTube channel.
“RISC-V is inevitable” – This is a phrase often used by Calista Redmond, CEO of RISC-V International. Recent research by Omdia and the SHD Group brings objective proof that RISC-V is, in fact, reshaping the future of compute.
Omdia’s forecast on RISC-V adoption shows that:
- 17 billion RISC-V processors will be shipped in 2030â
- RISC-V processors in automotive applications âwill increase in volume by â66% annually between 2024 and 2030
RISC-V is attractive for many reasons, including its flexibility that opens for customization in a unique way. Of course, there have been some weak points in the past. Let’s address those.
RISC-V challenges
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
Related Blogs
- What is the EDA problem worth solving with AI?
- Bridging the Gap: Why eFPGA Integration is a Managed Reality, Not a Schedule Risk
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era