MoSys combines design, process and test to break the 2 billion accesses per second barrier
MoSys has created a new serial memory—the Bandwidth Engine IC—that leverages a highly efficient 10G serial interface and innovative architecture to perform over 2 billion memory accesses per second. This access rate is necessary to support data rates required by 100GE (Gigabit Ethernet) and 100Gb/s aggregate line cards. The Bandwidth Engine IC contains intelligence in ALUs and memory architectures that accelerates networking operations such as statistics and was designed for use in applications where high data speeds, 10-year expected lifetimes, and government mandated power reductions create restrictive specifications. Bandwidth Engine distinguishes itself relative from traditional networking devices by putting the emphasis on fast, intelligent access which works well in the packet classification applications. This required MoSys to use a highly collaborative design approach. To achieve this access rate, a combination of exacting product definition, tightly designed RTL code, a high speed and low-latency SerDes, the core 1T-SRAM technology developed by MoSys, and innovative layout and packaging design were employed. The result is a device which eases SoC packaging and system design challenges by using a high speed serial interface. Overall system performance is increased while power and cost are reduced by the consolidation of banks of traditional memory devices into one Bandwidth Engine.
To read the full article, click here
Related Semiconductor IP
- SerDes
- 32Gbps SerDes PHY in GF 22nm
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
Related Blogs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
- Anti-Fuse Memory With Gusto
- Specialty semiconductor foundry TowerJazz licenses "Y-Flash" IP to "leading" digital foundry
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP