Running X-Propagation with Low-Power Simulation
In today's ever-evolving semiconductor industry, the pursuit of low-power designs has become paramount. With the increasing demand for energy-efficient devices, the need for low-power simulation methodologies has grown exponentially. One crucial aspect of low-power simulation that often remains underestimated is X-propagation analysis. In this blog, we will delve into the world of low-power simulation, focusing on why running X-propagation is key for verification closure. We will explore the challenges posed by unknown values (Xs) in digital circuits, the impact of low-power design techniques, and the critical role that X-propagation plays in ensuring reliable, power-efficient electronic systems.
To read the full article, click here
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related Blogs
- Keep Legacy Systems Running with a DO-254 HDLC & SDLC Part Replacement IP Core
- Unlock early software development for custom RISC-V designs with faster simulation
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP