RISC-V 5th Workshop Highlights
December 2, 2016
The fifth (Vth?) RISC-V workshop took place this week at Google in Mountain View. This was actually the third workshop this year. Rick O'Connor, the executive director of the RISC-V foundation, opened the meeting. "It's been quite a year," he said, giving the statistics. At the workshop, there were 350 attendees (up over 100 since the workshop in July), who represented 107 companies and 30 universities. There were actually too many people to fit into the lecture theater at Google, and so there was also an overflow room with a video feed.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- Samsung Highlights Work to Bring RISC-V to Tizen
- 400G Task Force, 100G Backplane Project and Other Highlights from IEEE 802.3 Ethernet Standards Meeting
- Highlights from Recent IEEE 802.3 Ethernet Standards Meeting
- USB Type-C Interoperability Workshop - True, Real-Life Validation
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car