PCIe PIPE 4.4.1: Enabler for PCIe Gen4
PCIe is a multi-layered serial bus protocol which implements dual-simplex link. It provides high speed data transfer and low latency owing to its dedicated point to point topology. To accelerate verification and device development time for PCIe based sub-systems, PIPE (PHY Interface for the PCI Express) architecture was defined by Intel. PIPE is a standard interface defined between PHY sub-layer (PCS – Physical Coding sub-layer) and MAC (Media Access Layer).
The first stable version of PIPE was published as PIPE 2.0 in 2007. Over the time, PIPE has evolved to support higher speeds and the added functionalities of next generation PCIe specifications. PIPE 4.4.1 specification, released in early 2017, is fully compliant with PCIe 4.0 base specification supporting 16GT/s speed. It has major improvements over PIPE 4.3, while maintaining backward compatibility. Following diagram illustrates PIPE interface, and the partitioning of PHY layer of PCIe.
To read the full article, click here
Related Semiconductor IP
- Low Power 1-22G PCIe Gen4 / SAS4 PHY on TSMC CLN16FFC
- PCIe Gen4 PHY, x1-lane, RC/EP, TSMC 16FFC, N/S orientation
- PCIe Gen4 PHY, x4-lane, RC/EP, TSMC 16FFC, N/S orientation
- PCIe Gen4 PHY, x1-lane, RC/EP, TSMC 12FFC, N/S orientation
- PCIe Gen4 PHY, x4-lane, RC/EP, TSMC 12FFC, N/S orientation
Related Blogs
- Power Management of PCIe PIPE Interface
- Introducing Synopsys VIP for PCIe Gen4
- Webinar: Accelerating Verification Closure with PCIe Gen4 VIP
- PCIe Gen4 - VIP/IP Solution with Protocol-Aware Debug and Source Code Test Suites
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP