PCIe Gen 4: It's Official, We're Compliant
September 18, 2019
Way back in April 2016, I wrote a post about Cadence IP for PCI Express (PCIe) Gen4 where we demonstrated compliance with Mellanox (now part of NVIDIA). As Mellanox's Gilad Shainer said to me when I talked to him back then:
"interoperability is the only way to prove standards compliance."
That was certainly true two years ago since the standard had not been completed. Cadence has attended all the Gen4 FYI testing from the time it got started in August 2017, and our PCIe Gen4 IP has interoperated with over a dozen other vendors without any issues.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
- SD Express Verification IP
- PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
- ULL PCIe DMA Controller
- NVMe Streamer
Related Blogs
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- Cadence PCIe Solutions: Configurable, Compliant, and Low Power
- A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
- 1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution