Open standards: Enabling high performance infrastructure systems with CCIX
Unless you’re a hermit or have been living off the grid for the last few years, you can’t help but know about the explosion in big data – the increase in data size and networking bandwidth due to video streaming, social network, IoT, and AI/ML applications. Datacenter operators and service providers are looking for new ways to increase compute resources, improve network performance and agility and are making trade-offs between compute in the cloud versus compute at the edge. Today’s server solutions are dominated by a proprietary compute architecture, meaning, you are locked in.
For years, there have been multiple attempts to incorporate newer and lower power architectures to supplant legacy systems with little success. One of the biggest limitations was the lack of interoperability among these newer systems as there were no open industry standards to rally behind.
To read the full article, click here
Related Semiconductor IP
- CCIX 1.0 Verification IP
- Simulation VIP for CCIX
- Configurable CCIX controllers for CCIX 32G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
- Controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications targeting automotive
- Configurable CCIX controllers for CCIX 25G supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related Blogs
- UFS 5.0: Enabling Next-Generation Storage with Arasan IP
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
- How DFI 5.0 Ensures Higher Performance in DDR5/LPDDR5 Systems?
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU