Is Intel the Concorde of Semiconductor Companies?
An Intel executive recently told me that my Intel articles on SemiWiki are used to motivate employees to work hard and prove me wrong. The converse is also true. The senseless Intel fabless ecosystem bashing motivates me to continue to write so it is a win-win scenario, absolutely. In fact, I should credit Intel's Mark Bohr for motivating me to write a book chronicling the great and powerful fabless semiconductor ecosystem, but I won’t.
At the SEMI ISS conference this week there were some excellent presentations filled with important market data. Most of which I already knew but seeing it all in one place with a historical perspective was well worth the price of admission. And networking with industry executives from around the world is priceless. I had lunch with David K. Lam, founder of famed semiconductor equipment manufacturer LAM Research. How cool is that!?!?!
Unfortunately, I do not have permission to post the slides so I will summarize the best I can:
The Concorde reference is from the keynote by Rick Wallace, President and CEO of KLA-Tencor. The point being that the Concorde failed not because of technology, it failed because of economics and lack of competition, adding that Moore’s law is much more likely to die in the board room than the manufacturing floor. This is absolutely true.
In my biased opinion, that is Intel’s problem exactly.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters
- The Architectural Evolution of 16GHz PLLs for Next-Gen AI and SerDes SoCs
- The Rise of Physical AI and Robotics: Why Hardware-Based Security is Non-Negotiable
- Why 28nm is the New Strategic Node?
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU