IP Roundtable, Part 4: Standards, or the Lack of Them
This is a continuation of the expert's panel talking about the intellectual property (IP) industry. Part 1 discussed the concept of IP being a partnership between the IP supplier and the user. Part 2 asked whether IP is too complex for startups. In Part 3 we looked at IP and subsystems.
Taking part in today's discussion are: Mike Gianfagna, vice president of corporate marketing at Atrenta; Warren Savage, CEO of IPextreme; John Koeter, vice president of marketing at the solutions group of Synopsys; and Chris Rowen, Cadence Fellow and CTO of Tensilica.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- What the Apple-Samsung lawsuit tells us about IP and standards development
- CES - All about software and standards
- IP integration: what standards do we need?
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects