IEDM: The Big Decisions for 5nm
December 12, 2016
The Sunday of IEDM there were two all-day short courses. The one I attended was Technology Options for the 5nm Node. It was organized by An Steegen of imec. I am not going to attempt to cover the entire day's presentations in a short post like this, but the topics covered included lithography, channel materials, transistor options beyond FinFET, low-resistance contacts, minimizing parasitics in the metal stack, and metrology.
To read the full article, click here
Related Semiconductor IP
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
- TSMC 2nm 1V8 ESD Local Clamp – Low Leakage
Related Blogs
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- Comcores: The One-Stop Shop for Automotive Ethernet and Security
- UWB, Digital Keys, and the Quest for Greater Range
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics