IEDM: The Big Decisions for 5nm
December 12, 2016
The Sunday of IEDM there were two all-day short courses. The one I attended was Technology Options for the 5nm Node. It was organized by An Steegen of imec. I am not going to attempt to cover the entire day's presentations in a short post like this, but the topics covered included lithography, channel materials, transistor options beyond FinFET, low-resistance contacts, minimizing parasitics in the metal stack, and metrology.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Silicon IP for the Final Frontier
- A New Era for Edge AI: Codasip’s Custom Vector Processor Drives the SYCLOPS Mission
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era