A Trillion-Dollar Industry: How AI Is Reinventing EDA and Semiconductors
When you gather a group of bright semiconductor folks in the middle of San Francisco and ask them what’s the biggest future challenge they’ll face, you’re bound to get a bunch of interesting answers. That was the case at a recent AI-themed panel hosted by Renesas outside the Moscone Center on the edges of SEMICON West.
Thoughts ranged widely. There was Advantest’s Ira Leventhal, citing the challenge of getting semiconductor industry players to share more design data so everyone can learn faster—something of a nirvana situation which may, or may not, ever be possible. Sailesh Chittipeddi from Renesas talked about the need to optimize the power efficiency of complex AI applications to radically reduce the amount of energy consumed. And Synopsys’ own Shankar Krishnamoorthy considered the cost of increased chip design complexity and how generative AI (GenAI) could have a major positive impact on the electronic design automation (EDA) industry over the next five years.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- How is RISC-V’s open and customizable design changing embedded systems?
- AI is stress-testing processor architectures and RISC-V fits the moment
- What is the EDA problem worth solving with AI?
- The Rise of Physical AI and Robotics: Why Hardware-Based Security is Non-Negotiable
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing