GlobalFoundries Exposed!
September 6, 2010
The GlobalFoundries Technical Conference last week was one of the best ones I’ve seen. The theme of the conference was “GlobalFoundries is bringing the collaborative IDM semiconductor design and manufacturing culture to the merchant foundry business!”
“We ramped volume production at the 45/40nm node well ahead of all foundries and we are poised to maintain this leadership at 32/28nm, with plans to extend this to the 22/20nm node.”
Gregg Bartlett, Senior VP of technology and R&D, did one of the most complete technology reviews I have seen, in 28 minutes! I was even afforded time with Gregg after his presentation for follow-up questions (the benefits of being a world famous blogger!).
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- UMC versus GLOBALFOUNDRIES
- TSMC leads 2009 foundry rankings; GlobalFoundries top challenger!
- The GlobalFoundries Enigma
- GlobalFoundries and the Mobile World Congress
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects