Get a Glimpse at New Ethernet Standards in the Works
January 26, 2015
I attended the IEEE 802.3 meeting in Atlanta last week. I have blogged about Ethernet standards-making meetings before and I thought I should post an update on how things have progressed. Cadence has a comprehensive design and verification IP portfolio for Ethernet, and we strive to keep it aligned to the current standards.
To read the full article, click here
Related Semiconductor IP
- Ethernet IP Core compliant with 100BASE-TX and 1000BASE-T
- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- Ethernet - up to 800G Verification IP
- Ethernet 40G,100G Verification IP
- Ethernet 25G,50G Verification IP
Related Blogs
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust