Get a Glimpse at New Ethernet Standards in the Works
January 26, 2015
I attended the IEEE 802.3 meeting in Atlanta last week. I have blogged about Ethernet standards-making meetings before and I thought I should post an update on how things have progressed. Cadence has a comprehensive design and verification IP portfolio for Ethernet, and we strive to keep it aligned to the current standards.
To read the full article, click here
Related Semiconductor IP
- Ethernet IP Core compliant with 100BASE-TX and 1000BASE-T
- Multi-channel, multi-speed Ethernet universal media access control (MAC) and physical coding sublayer IP (UMAC)
- Ethernet - up to 800G Verification IP
- Ethernet 40G,100G Verification IP
- Ethernet 25G,50G Verification IP
Related Blogs
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring
- A New Era for Edge AI: Codasip’s Custom Vector Processor Drives the SYCLOPS Mission
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution