Fab Power
Looks like the scaling down road for fabless – foundry model is getting bumpier. First the high cost of setting up new fabs made the earlier IDMs get into the fab lite model – i.e. depend upon the pure play foundries for the basic process capacity and do the specialized process add-ons in-house to get the competitive advantage. The fabless companies too coupled with pure-play foundries and gained prominence. The industry seemed to have found a way out (at least temperoraliy) of the high cost challenges of scaling down coupled with the issues of designing multimillion gates chips with increasing features and decreasing time to market window.
To read the full article, click here
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related Blogs
- Advanced Fab Capacity Utilisation Tops 90%
- Fab allocation back on the agenda
- Are low power and FPGA an oxymoron?
- Is European Fab Feasible?
Latest Blogs
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins
- Securing Data Center and AI Infrastructure with CryptoManager™ Root of Trust for Use with the Caliptra™ Specification
- Why user-terminal silicon will shape LEO’s next phase
- The FCC Is Modernizing UWB Rules. Why It Matters for the Next Wave of Innovation