Exploring Exascale Computing: Insights from SC23
Supercomputing 2023 brought together some of the brightest minds in the field of high-performance computing, showcasing the latest in exascale computing and the challenges faced in the pursuit of next-generation advances in computing. Talks by Scott Atchley from Oak Ridge National Laboratory and Stephen Pawlowski from Intel stood out for their valuable perspectives on the current state of supercomputing and future directions for the industry.
Frontier: Exploring Exascale
Scott Atchley, Distinguished R&D Staff Member and Chief Technology Officer, Oak Ridge National Laboratory’s National Center for Computational Science
Scott Atchley’s talk delved into the US supercomputer “Frontier” and its journey to meet the challenges of exascale computing. The goal was ambitious: achieving performance levels 1000 times higher than petascale systems deployed in 2008, all within a budget of 4x-6x compared to the previous generation.
Challenges identified by DARPA in 2008 when planning for Frontier included energy and power, memory and storage, concurrency and locality, and resiliency. Frontier successfully addressed these challenges, showcasing advancements in power efficiency, memory capacity and bandwidth, concurrency management, and resiliency. However, the need for a budget 4x-6x higher than the previous generation arose due to technology costs not declining by 1000x, which limited the growth of many resources compared to the previous generation of supercomputers. Components like storage and memory, particularly with the use of High Bandwidth Memory (HBM), proved more expensive.
The findings underscore the complexities of achieving exascale computing and the necessity of adapting to evolving technological landscapes, especially in the face of cost dynamics in storage and memory technologies.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- IP Integration : What is the difference between stitching and weaving?
- IP-XACT coming back on track
- IP-XACT Usage Survey Results
- Automation without abstraction is like a bicycle without pedals
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car