Exploring & Characterizing DDR Memory System Margins
Memories are central to system operation and performance. Designers need a better way to look inside the memory subsystem to ensure the system is optimized for production.
Memories are hot. At least that's what one would surmise from the recent MemCon 2014 in Santa Clara, Calif., where the exhibit floor was crowded and a full day of presentations covered all things memory.
One recurring theme at the conference was whether there is a more efficient way to explore and characterize the margins of a DDR memory subsystem. That's not so easy when the DDR subsystem (DDR controller, PHY and I/O) is embedded within a chip and is responsible for managing the data traffic flowing to and from the processor and external DDR memory. The DDR memory interface normally is the highest bandwidth bus in the system, operating at multi-GHz data rates with read-write timing margins measured in picoseconds.
To read the full article, click here
Related Semiconductor IP
- DDR DFI Verification IP
- DDR Memory Model
- DDR Synthesizable Transactor
- DDR Controller IIP
- DDR Memory Controller IP for low power and high reliability
Related Blogs
- DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
- New AXI Scatter-Gather DMA Core Transfers Streaming Data to/from System Memory
- How Secure DDR Interfaces Protect DRAM from Memory Attacks
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects