Europe Needs Volume FD-SOI Fab To Meet Kroes' 20% Target
January 27, 2014
The cornerstone of the European Leaders Group (ELG) report to Neelie Kroes, due in a week or two, should be the construction of a high volume FD-SOI wafer fab, said Malcolm Penn, CEO of Future Horizons, at the company’s forecast meeting in London, earlier this week.
The ELG was set up to devise a plan to implement the 20% European semiconductor market share target in Kroes’ 10/100/20 plan.
The ELG was due to report on December 16th. But instead of a detailed roadmap the EC issued a statement of general aspirations with an undertaking that a detailed roadmap for implementation would be published in late January or early February.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Fab For Europe
- Is European Fab Feasible?
- Have EC And ST Changed Tack On European Fab?
- Support For European 450mm Fab Strengthening
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era