Embedded World 2023: it's time to architect all ambitions with custom compute
As soon as we arrived in Nuremberg, we could feel the city was buzzing and ready for a great Embedded World 2023 conference. It was hard to avoid exhibitors, speakers, and visitors at breakfast in the hotel or at dinner in restaurants – not to mention the waves in the metro! It was my first time at the conference, and I found the number of attendees and the quality of discussions very satisfying – an impression that was confirmed by everyone I had a chance to talk to.
Is the momentum for RISC-V continuously growing? Yes. Is the idea of design freedom getting more and more attention? Yes. Is customization the only way forward? That’s what we believe in at Codasip, and it was great to see how well this message resonated within our audience at the conference.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- Reshaping the embedded world: Vivek Sharma, ST
- "Great" Hardware Design in a Wireless World
- Arm AMBA 5 AHB5: Accelerating the Embedded and IoT World
- Embedded World 2022 - the RISC-V genie is out of the bottle
Latest Blogs
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Why nonce reuse can break AES-GCM security in embedded systems
- PQSecure™-Agility Earns NIST CAVP Validation