Is DDR4 a bridge too far?
September 12, 2012
We’ve gone through two decades where the PC market made the rules for technology. The industry faces a question now: Can a new technology go mainstream without the PC?
By now, you’ve certainly read the news from Cadence on their DDR4 IP for TSMC 28nm. They are claiming a PHY implementation that exceeds the data rates specified for DDR-2400, which means things are blazing fast. What’s not talked about much is how the point-to-point interconnect needed for large memory spaces is going to be handled.
To read the full article, click here
Related Semiconductor IP
- DDR4 IO for memory PHY, 3200Mbps on SMIC 40nm
- DDR5 & DDR4 COMBO IO for memory controller PHY, 4800Mbps on TSMC 12nm
- DDR4 & LPDDR4 COMBO IO for memory controller PHY, 3200Mbps on TSMC 22nm
- DDR3 and DDR4 Controller and PHY on TSMC 12nm
- DDR4 Controller - Validates memory compliance, optimizes performance, ensures reliability
Related Blogs
- ST-Ericsson (Part 3): Strategy And Outlook
- DDR4 Controller IP, Cadence IP strategy... and Synopsys
- What's it take to design DDR4 into your next SoC? Newly released DFI 3.0 Spec opens the flood gates for DDR4 design
- Dr. Wally Rhines on global semiconductor industry outlook 2013
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP