Collaboration leading the way for broad RISC-V adoption
We recently announced a partnership with Intel as part of the launch of the Intel® Pathfinder for RISC-V, making leading RISC-V technology more accessible for prototyping, production design or research purposes using Intel FPGAs.
Intel Pathfinder for RISC-V allows for a variety of RISC-V cores and other IP to be instantiated on FPGA platforms, with the ability to run industry-leading operating systems and toolchains within a unified IDE. By providing a common environment for accessing RISC-V and peripheral IP, Intel is enabling SoC architects and system designers to assemble and test different IP combinations in a single environment.
The launch of the Intel Pathfinder for RISC-V program is an attestation of the commitment to RISC-V from the world’s leading semiconductor manufacturer, and it serves as tangible evidence of what has been expected to happen: the RISC-V ecosystem is maturing rapidly, and Codasip is recognized a key player of that ecosystem.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- RISC-V for Infrastructure: For Now, It’s All About the Developer
- RT-Europa: The Foundation for RISC-V Automotive Real-Time Computing
- Arteris × XuanTie: The “Data Highway” for High-Performance RISC-V SoCs
- Implementing Dual-core Lockstep in the CHIPS Alliance VeeR EL2 RISC-V core for safety-critical applications
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA