CEO Interview: Xerxes Wania of Sidense
September 19, 2016
Article: A Brief History of Atrenta and RTL Design-otp-cellphones-min-jpgThis is the first in a series of CEO interviews and I thought semiconductor IP would be a great place to start. Xerxes Wania is the President and CEO of Sidense, a leading developer of Non-Volatile Memory (NVM) One-Time Programmable (OTP) IP cores. Sidense has been a part of SemiWiki since 2013 so we know them quite well. I hope the rest of the CEO interviews are as engaging as this one:
To read the full article, click here
Related Semiconductor IP
- Voltage sense comparator, relatively slow, <10mV offset
- This IP is specially designed for anti-tamper protection which includes both current sense & voltage sense.
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
- 64-Bit 8-stage superscalar RISC-V processor
- 32-bit Multiprocessors with Level-2 Cache-Coherence
Related Blogs
- CEO Interview with Cyril Sagonero of Keysom
- Catching up with Xerxes Wania
- CEO Interview: Geoff Tate of Flex Logix
- CEO Interview: Charlie Janac of Arteris
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution