Cadence Perspective: 224G SerDes Trend and Solution
As an industry early mover to support the emerging 800G/1.6T networks, Cadence taped out the 224G-LR SerDes PHY IP on TSMC’s 3nm process at the beginning of the year and expects the silicon to arrive soon. The IP supports 1-225Gbps data rates with excellent BER at long reach (LR). The ever-increasing bandwidth requirement in hyperscale data centers is driving the rapid growth of high-speed I/O capability. The next-generation 224G serial link is here to enable the continually growing big data exchange in applications including Generative AI (GenAI) and Large Language Models (LLMs). Read this article to learn more about the 224G market trend and why Cadence’s 224G IP solution is leading the industry.
To read the full article, click here
Related Semiconductor IP
- 224G Ethernet PHY, TSMC N3P x1, North/South (vertical) poly orientation
- 224G Ethernet PHY, TSMC N2P x4, North/South (vertical) poly orientation
- 224G Ethernet PHY, Intel 18A x4, North/South (vertical) poly orientation
- 224G Ethernet PHY in TSMC (N3E)
- 224G Ethernet PHY for TSMC 3nm
Related Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- How 224G SerDes Unifies Today’s AI Fabrics
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- LPDDR6: A New Standard and Memory Choice for AI Data Center Applications
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era