Cadence Ports LPDDR4/DDR4 Combo PHY to TSMC 28HPC to Serve Rapid Adoption in Consumer Products
Rapid consumer product revolution continues to be enabled by semiconductor technology innovation. Driven by Moore’s Law, memory capacity increases, memory access rates, and single chip integration leads to new capabilities, merging of functionality, and increased battery life. Consumer products are fast followers of leading edge electronics such as smart phones and networking infrastructure. We consumers are cost-sensitive, so we wait for these capabilities to cross our personal price thresholds.
Cadence has completed a tapeout and customer delivery of our leading edge LPDDR4/DDR4 memory interface IP, ported to the TSMC 28HPC process. Originally announced at Memcon 2014, and developed for TSMC 16FF+, this IP has been selected by multiple customers for their mobile applications.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- DDR/LPDDR 4/3 Combo PHY in TSMC 28HPC Silicon Proven at 2400 Mbps
- HiSilicon collaborates with Cadence on DDR4 PHY IP for TSMC 16FF
- See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution