Cadence Targets Automotive Market Demands with UCIe
Cadence has become a contributor-level member of the Automotive Working Group in the Universal Chiplet Interconnect Express (UCIe) Consortium. Last year, the Consortium ratified the UCIe specification, which was established to standardize a die-to-die interconnect for chiplet components from multiple vendors. Cadence currently actively engages in the electrical, form factor and compliance, manageability and security, protocol, systems and software, and marketing working groups to help steer and develop the new chiplet standard.
“We are delighted to be part of the UCIe chiplet ecosystem, focusing on developing low-latency, high-quality UCIe controller and PHY solutions for a number of key markets, including automotive. Cadence has a wealth of experience in delivering automotive controller and PHY IP solutions across its portfolio. These solutions support a number of automotive-focused features such as CRC error detection, error code correction (ECC), datapath and control path parity, one-hot finite state machines, and interface timeouts.” —Gary Dick, Engineering Group Director at Cadence.
The UCIe Consortium formally held Automotive Task Force meetings in April 2023 to address the needs of chiplets in automotive applications. There was a peak attendance of almost 100 people, and the goal to set up an Automotive Working Group in UCIe received presentations from multiple companies. There were requests to add features to the UCIe standard for automotive constraints and requests for new protocols to be supported.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- UCIe TX Interface
- UCIe RX Interface
- AXI-S Protocol Layer for UCIe
- UCIe IP
Related Blogs
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Cadence Commits to Join imec Automotive Chiplet Programme
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
- Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA