UCIe IP
ForwardEdge’s UCIe IP enables scalable die-to-die connectivity for chiplet-based SoCs.
Overview
ForwardEdge’s UCIe IP enables scalable die-to-die connectivity for chiplet-based SoCs. Supporting x16 link width with speeds up to 16 GT/s per lane, it conforms to UCIe’s standardized interface for seamless chiplet integration. Developed on GlobalFoundries 12LP+, this IP includes custom PHY, protocol, and die-to-die layers—engineered for performance, flexibility, and low latency.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 12nm | LP | — |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
40G UCIe IP Advantages for AI Applications
Frequently asked questions about UCIe IP cores
What is UCIe IP?
UCIe IP is a UCIe IP core from ForwardEdge ASIC listed on Semi IP Hub. It is listed with support for globalfoundries.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.