Beginners Guide To Clock Data Recovery
January 12, 2015
If you are new to the world of design and verification, you probably have a LOT of questions! One of them may pertain to an important element – the Clock Data Recovery. In this blog, we try and de-mystify this process.
The purpose of designing various protocols is to transfer a set of information (data) from one place to another. Often times, serial data communication is used to transmit the data at a high speed. At the receiver end, the transmitted data has to be retrieved without losing its integrity with the accompanied timing information. This process is called Clock and Data recovery.
In this blog, we are going to elaborate requirement of CDR and how CDR works, how to tackle with issues like jitter and PPM in modeling the CDR.
Related Semiconductor IP
Related Blogs
- Can You Rely Upon your NPU Vendor to be Your Customers' Data Science Team?
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms
- Using SystemC TLM Modeling To Solve AI Data Movement Challenges
- The Practical Guide to eFPGA Integration
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU