Highlights from 2022, a turning year for Codasip
The start of a new year is a perfect time to look back and reflect on the previous year and our company’s position. At the RISC-V Summit at the end of 2021, our CEO Ron Black said that Scaling is Failing, with regard to Moore’s Law, Dennard Scaling, and Amdahl’s Law, and the industry needs to adjust. Semiconductors are becoming more expensive to build but are no longer returning the expected and required performance improvements; the semiconductor industry needs to reinvent itself. That is not a trivial task, but Codasip has the technology and team needed to drive this change. 2022 was a year when we took our unique custom compute offering to the next level
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related Blogs
- A Tale of Two Approaches to High-Performance IoT
- Does RISC-V mean Open Source Processors?
- Have you checked the hidden costs of deploying an open source RISC-V core?
- The Challenges of Making Open-Source RISC-V Deployment Effective
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA