Analyst: Xilinx at risk of double ordering
Dylan McGrath, EE Times
(05/18/2010 4:08 PM EDT)
SAN FRANCISCO—Programmable logic vendor Xilinx Inc. continues to face the risk of double ordering by customers due to growing lead times for some of its parts, according to a Wall Street analyst.
Christopher Danely, an analyst at J.P. Morgan, noted in a report circulated Tuesday (May 18) that Xilinx (San Jose, Calif.) recently stated that lead times for some Virtex-5 FPGAs have extended to more than 10 weeks, above last quarter's range of four to six weeks. Danely said his firm also remains concerned about recent comments from Cisco Systems Corp. regarding inventory build in the communications supply chain.
To read the full article, click here
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related News
- TSMC, UMC, start pushing out lead times
- Analysts fret over FPGA lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
Latest News
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors