Synopsys Awarded TSMC's 'Interface IP Partner of the Year'
Delivers a Broad Portfolio of High-Quality, Silicon-Proven IP for TSMC Processes
MOUNTAIN VIEW, Calif. -- Oct. 21, 2010-- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing today announced that it received TSMC's inaugural "Interface IP Partner of the Year Award." The award recognizes Synopsys' superior performance in the TSMC IP Alliance. Synopsys was selected based on customer feedback, TSMC-9000 compliance, technical support excellence and customer IP usage. Synopsys' DesignWare® interface IP portfolio consists of widely used protocols such as USB, DDR, PCI Express®, HDMI, MIPI, SATA and Ethernet.
"Synopsys was selected because they have consistently produced high quality interface IP products across a broad spectrum of TSMC process nodes," said Suk Lee, director of the Design Infrastructure Marketing at TSMC. "We look forward to continuing our collaboration with Synopsys."
"It is gratifying to see Synopsys' investment in quality and customer support being recognized, and we are honored that TSMC has selected us as the inaugural recipient of this award," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "We have delivered more than 150 different DesignWare IP products that have been silicon-proven in TSMC processes. Our collaboration ensures that designers have access to a broad range of proven IP solutions that enable them to reduce integration risk and accelerate their time to volume production."
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare® IP portfolio includes complete interface IP solutions consisting of controllers, PHY and Verification IP for widely used protocols, analog IP, embedded memories, logic libraries and configurable cores. In addition, Synopsys offers SystemC transaction-level models to build virtual prototypes for rapid, pre-silicon development of software. With a robust IP development methodology, reuse tools, extensive investment in quality and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware. Follow us on Twitter at http://twitter.com/designware_ip.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory