Sigma Designs Employs Sidense Memory in IPTV Product
Ottawa, Canada – January 6, 2009
– Sidense, a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, today announced that Sigma Designs (NASDAQ: SIGM), a leader in digital media processor SoCs for consumer electronics, has selected Sidense’s one-time programmable (OTP) memory IP for their future chipset products. Sidense’s flexible SiPROM architecture allows Sigma to securely embed HDCP keys as well as boot code in their next-generation internet protocol television (IPTV) SoCs.
“We designed our 1T-Fuse OTP architecture to minimize implementation effort when porting chips between foundries or to advanced process nodes,” said Xerxes Wania, President and CEO of Sidense. “This provides our customers with a high level of foundry and process node flexibility, resulting in faster time to market and cost reduction when changing processes.”
Sigma’s media processors integrate a wide complement of advanced capabilities for a system-on-chip (SoC) solution with powerful multimedia processing, a robust content security system, multiple on-chip CPUs, and a range of on-chip system peripherals. Sigma’s upcoming range of SoCs will feature on-chip OTP memory to provide increased security and configurability for future set-top box oriented solutions.
“Selling to the consumer market, it is essential for us to have the flexibility to offer a variety of on-chip content security options while being able to change nodes and processes at our discretion,” said Ken Lowe, vice president of strategic marketing. “We found that Sidense was the only NVM provider that had such a wide range of foundry and advanced node coverage.”
About Sidense
Sidense, listed on EE Times 60 Emerging Startups list for 2008, provides secure, dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-Fuse™ architecture (U.S. Patent #7402855 and others) provides the industry’s smallest footprint and lowest power Logic Non-Volatile Memory (NVM) solution.
Sidense OTP memory is available at 180nm, 130nm, 90nm and 65nm and scalable to 45nm and below. The IP is available at UMC, TSMC, SMIC, Tower and Chartered. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, visit www.sidense.com.
About Sigma Designs, Inc.
Sigma Designs is a leading fabless provider of highly integrated system-on-chip, or SoC, solutions that are used to deliver multimedia entertainment throughout the home. Sigma’s SoC solutions combine its semiconductors and software and are a critical component of multiple high-growth, consumer applications that process digital video and audio content, including internet protocol TV, or IPTV, high definition DVD players, high definition TVs, or HDTVs, and portable media players.
Headquartered in Milpitas, Calif., Sigma Designs also has sales representatives in the United States, Belgium, China, Japan and Taiwan and sells its products through a third-party distributor in Korea. For more information, please visit Sigma Designs’ web site at www.sigmadesigns.com.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- CrossBar Announces New ReRAM Use for FTP and OTP Memory Applications
- Aplus Flash Technology achieves design yields of 96% and above in its 0.5um embedded OTP designs for its customer Synaptics
- Aplus Flash Technology announces availability of 0.35um embedded OTP EPROM IP with maximum performance: aplus' 0.35um embedded OTP IP offers high-performance , low-voltage operation on SMIC's 0.35um 2P3M OTP EPROM process
- Synaptics Finds Success with Aplus' OTP IP and design services
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing