Novocell Semiconductor, Inc,. set to exhibit at DesignCon February 1-2, 2011.
Hermitage, PA-January 21, 2011-- Novocell Semiconductor, Inc., announced plans today to exhibit at DesignCon February 1-2 in Santa Clara, CA. At the show, Novocell, the reliability leader in antifuse non volatile memories will be releasing NovoBlox Nano, a high density one-time programmable (OTP) memory solution.
Novocell Semiconductor, Inc., will be exhibiting at Booth 835 at the Santa Clara Convention Center during the DesignCon Exhibition.
DesignCon is “the premier annual event developed by engineers for engineers” and one of the most attended shows in the semiconductor industry. This year’s show marks DesignCon’s 15th anniversary.
About Novocell Semiconductor, Inc.:
Novocell Semiconductor, Inc. specializes in developing and delivering advanced non-volatile memory intellectual property (IP) to the semiconductor industry. Novocell is the only provider of 2nTP, the first antifuse memory IP with multi-time programmable functionality. NovoBlox OTP and 2nTP are recognized as the reliability leaders with 30 years of data retention. The technology is scalable from 350nm to 65nm. For more information, please visit: www.novocellsemi.com.
Related Semiconductor IP
- OTP
- Secure Storage Solution for OTP IP
- GF 22FDX 5.5V OTP Auto-Grade1 IO Staggered
- GF 22FDX 5.5V OTP Auto-Grade1 IO Inline
- NVM OTP XBC TSMC N7 1.8V
Related News
- TriCN to preview next-generation, all-digital Serdes "engine" at DesignCon 2003
- Rambus and Teradyne to Demonstrate 10 Gbps Backplane Solution at DesignCon East 2003
- Artisan Showcases Its High-Bandwidth System Interface PHYs at DesignCon East Conference
- Rambus Showcases Industry's First TSMC 90 Nanometer Serial Link Cell Solution at DesignCon 2004
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory