Dolphin Integration launches the design of a SoC as an Archipelago for leakage control with the PERK cell Library
-- Dolphin Integration complements the High Density stem HD-BTF of the SESAME library with the solution of choice for leakage reduction. The capability for control of static power consumption through local extinction of SoC functions, with or without retention of data, is best implemented by partitioning into “Power Islets”.
Dolphin Integration’s offering is based on a “Power Extinction and Retention Kit” (PERK) enabling the easy structuring for Extinction Islets as well as the effective recourse to Retention flip-flops in Retention Islets.
Obviously an Extinction Islet makes possible a complete extinction of the logic functions, a Retention Islet enables to preserve data. But both islets allow a drastic reduction of leakage without excessive area increase, making them the ideal complement to the HD-BTF stem for ultra low leakage: static consumption of a functional block is divided by up to 5,000 thanks to its embedding in an islet!
Dolphin Integration is the first IP provider to propose such a solution for leakage reduction with a straightforward implementation, completely specified and endowed with scripts, making it directly compatible with standard EDA flows.
Retention/Extinction islets now released in TSMC 65 nm LP process.
For more information about such Power Islets, click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/sesame
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration completes their catalog of Standard Cell Libraries with a new stem optimized for low leakage: LL-BTF
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing