High Cost of SOC Forces Look at system-in-package (SiP)
By David Manners -- 3/10/2004
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Electronics Weekly
The increasingly prohibitive cost of SOCs is forcing companies to use the system-in-package (SiP) approach of stacking die.
"Something has to be done to overcome the fundamental problem of SOC, which is its rapidly increasing cost and, compared with SOC, SiP is low-cost and with short time-to-market," said Tsugio Makimoto, corporate adviser at Sony.
Read more ...
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- Droop response system IP made available for SoC designs
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Ambiq and PUFsecurity Join Forces on Energy-Efficient, Security-Enhanced SoC with PUF-based Root of Trust
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory