Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
Security is becoming a central design parameter in semiconductor architectures, driving the shift toward adaptive and reconfigurable silicon
Sophia Antipolis, France – April 23, 2026 – Menta, a pioneer in standard-cell-based embedded FPGA (eFPGA) IP, today announced that its eFPGA IP has been adopted by Japan’s National Institute of Advanced Industrial Science and Technology (AIST) for programs in cryptography and hardware security.
Across the semiconductor industry, security, resilience, and supply chain trust are becoming central design parameters, driving increased focus on secure and lifecycle-controlled hardware architectures.
As security requirements evolve, semiconductor systems must increasingly be designed to adapt over time. This is particularly critical in cryptography, where algorithms must continuously evolve to address new standards, emerging threats, and future challenges such as quantum computing.
Extending the flexibility of traditional FPGA architectures into ASIC and SoC environments, Menta’s standard-cell-based eFPGA IP enables native integration into advanced design flows, full compatibility with leading foundry ecosystems, and post-silicon reconfigurability without architectural compromise. These capabilities support the development of hardware architectures designed to evolve over time, reinforcing long-term system integrity and adaptability at the silicon level.
Explore eFPGA IP:
Japan remains a key environment for advanced semiconductor research and development, with a strong focus on industrial-grade reliability, long lifecycle systems, and trusted infrastructure. Menta continues to expand its footprint in Japan, including prior engagements such as Secafy.
“Security is no longer a feature — it is becoming the organizing principle of modern semiconductor design,” said Vincent Markus, President & CEO of Menta. “Systems must now be designed to adapt to threats that do not yet exist. This requires a new class of silicon — one that remains programmable, trusted, and performant throughout its lifecycle. That is precisely what Menta enables.”
More broadly, the semiconductor industry is undergoing a transition toward adaptive, software-defined hardware architectures. In this context, eFPGA is emerging as a key building block for secure and flexible SoC designs.
This milestone reinforces Menta’s position as a trusted partner in security-critical ecosystems and highlights its continued momentum across global markets.
Related Semiconductor IP
- eFPGA Soft IP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
Related News
- Security in the Quantum Era: From Cryptography to Trust — ICTK Introduces a Hardware Trust Foundation for the Quantum Era
- Achronix Unveils New "eFPGA Accelerator" Programs for Researchers and Test-Chip Developers
- eFPGA IP from Menta Selected by Beijing Chongxin Communication Company to Enable Programmability in 4G/5G Wireless Baseband SoC
- Menta and Andes Announce Partnership Enabling Hardware Reconfiguring for ISA Extension
Latest News
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows