DOLPHIN Integration promotes a complete offering of detectors for on-the-fly checking
Grenoble, France, October 22, 2010 -- The streams of data coming-out of present-day simulation systems during design checking is overwhelming for developers of Virtual Components (ViC) as well as integrators of Systems-on-Chip (SoC) and system architects embedding them into complete systems.
The new technology of "detectors" enables parallel and automated data mining with cumulated know-how for circuit property analysis.
Dolphin Integration is committed to providing designers with the appropriate detector-based solutions as early as possible in the flow with SLED SDG for logic detection thanks to PSL Assertions and EMBLEM Detectors for analog and mixed signal detection thanks to HDL-AMS components.
Assertion Based Verification (ABV) methodologies are spreading in the logic design community. PSL (Property Specification Language) and SVA (System Verilog Assertions) target bugs by tracking properties asserted as Boolean and temporal expressions to describe the expected behavior of the design. Our front-end design solutions enable integrating and simulating such assertions in PSL for detection of defects all along the design flow. Furthermore, SLED SDG enables generating synthesizable verification units which can be used either in hardware emulation for validation purposes, or as part of any circuit to detect dysfunctions in real-time.
Dolphin has extended the Assertion Based Verification methodology to analog and mixed signal designs with EMBLEM Detectors.
EMBLEM Detectors 1.0 provides detectors which can be used in simulation to reveal expected events, undesirable events or bugs in analog or mixed circuits, with respect to specifications which would otherwise be checked only at latest stages. It enables designers to assemble custom detectors that can perfectly suits their unique requirements from fundamental elements which include probes, triggers, calculators, and checkers. It also provides designers with ready-to-use assembled detectors to check and verify that defined thresholds are not over-passed.
Dolphin’s unique expertise in ViC design and verification can be naturally extended at the SoC and Board level as detectors serve to flag any violation during simulation, whatever the application program, e.g. to perform on-line analysis of the timing of events…
Designers now have solutions to be more efficient so that they can concentrate on creative tasks while ensuring design security for the better of Time-to-Market!
A free discovery option of EMBLEM Detectors is available on request. Please contact Nathalie Dufayard at solutions@dolphin.fr
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own EDA solutions enabling Integration Hardware Modeling (IHM) and Application Hardware Modeling (AHM) as well as early Power and Noise assessment, plus engineering assistance for Risk Control.
For more information about Dolphin, visit: www.dolphin.fr/eda
Related Semiconductor IP
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
Related News
- TransEDA Launches New Rule-Sets In ``Ready-To-Use'' HDL Checking Software
- Design VERIFYer 3.0 Increases Avant!'s Lead in Formal Equivalence Checking
- Summit Partners With LEDA for Rules Checking
- Synopsys LEDA 3.1 Delivers Full-Chip, Mixed-Language Checking Capabilities and Provides Reuse Guidelines
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory