Cadence Extends IP Offering, Collaborates with TSMC via Open Innovation Platform
Close Working Relationship Enables Robust, Certified Interface IP
SAN DIEGO, Calif., 06 Jun 2011 â Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced a close collaboration with TSMC that will extend its interface IP offering. For years, the Cadence® design services team has worked with TSMC to deploy designs integrating complex, high-speed interfaces at advanced nodes. Building on that relationship, TSMC is now jointly working with Cadence engineers to develop IP by contributing âseed IPâ to the effort. The resulting IP will be marketed and sold by Cadence.
âWe expect our close working relationship with Cadence to have far-reaching benefits for our mutual customers,â said Suk Lee, director of Design Infrastructure Marketing at TSMC. âComplex IP development and integration at advanced nodes requires IP suppliers and foundries to work more closely together than ever before. Collaborations such as this one further the goal of our Open Innovation Platform to speed innovation in the semiconductor industry.â
The initial outcome of the engineering collaboration will be certified solutions to support the pervasive USB 2.0 and 3.0 standards. The solutions will be supported and sold by Cadence. The team has already delivered a certified USB 2.0/3.0 PHY/PCS/controller for on-going, advanced node development.
âOur extended collaboration strengthens an already close working relationship and ensures the availability of IP that has been validated where it matters most â at the foundry,â said Vishal Kapoor, vice president of marketing for SoC Realization at Cadence. âOur relationship exemplifies how IP suppliers and foundries must work together so that our customers can overcome rising design complexity challenges. It is a critical step in delivering on the strategy we outlined in our EDA360 vision last year.â
As the industry migrates to advanced nodes, design teams will require IP that has been designed to account for the growing impact of process variations. They will need IP that is closely tied to the target process technology, and is fully supported by a sophisticated integration environment spanning silicon, package and board. Understanding these market requirements, Cadence supports its IP with a comprehensive design environment that includes design-in kits, verification IP, advanced flows and methodologies to ensure successful integration.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- USB Super-speed+ PHY
- SuperSpeed USB 3.1 Host Controller Multiport
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
Related News
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs