Arasan Announces The Industry's First MIPI SLIMBus v2.0 IP Core
November 16, 2015 -- Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total IP Solutions for SoC providers, announces availability of IP compliant with MIPI SLIMbus® standard v 2.0 released by the MIPI association on November 4, 2015.
MIPI SLIMbus is used to interconnect audio components in mobile and mobile-influenced devices. The new release, v2.0, adds new features that address the market’s needs for increasingly sophisticated audio performance while simplifying component integration for manufacturers. MIPI SLIMbus v2.0 is also backward compatible with previous versions of the specification.
The v2.0 release introduces three key features.
- A new approach for multiline configuration that increases bandwidth scalability.
- Multichannel capability that can transmit multiple, phase-aligned audio streams between multiple devices and peripherals; the multichannel feature can also support phase-coherency, improved direct memory access (DMA) efficiency, and higher bandwidth via a reduced number of ports to simplify integration and improve use of limited board space in a device.
- A segment distribution technique that uses new secondary data transport lines to maximize the use of available bandwidth for asynchronous data transmissions; this feature can improve performance for pushed or pulled data, software downloads, audio uploads or bulk data transport.
As the industry’s first supporter of SLIMBus, Arsan is pleased to announce support for the new update. With the recently announced Soundwire standard along with our long established i2s controller, Arasan is the leading provider of IP for Audio Interface Standards.
“Our Slimbus IP core is the industry standard with a large installed base. The rollout of this IP to our customers will enable faster adoption of the Slimbus 2.0 standard” added Ron Mabry, VP of Sales at Arasan.
“We are pleased to see Arasan continue their decade-long membership and contributions to MIPI Alliance with their recent support for MIPI SLIMbus v2.0” said Peter Lefkin, Managing Director, MIPI Alliance.
About Arasan
Arasan is a leader in providing IP’s for the Mobile SoC’s with over 15 year of experience in the market and over a billion chips shipped. Arasan’s IP’s can be found inside almost all Smartphone, Tablet and Notebook SoC’s. Arasan’s In addition to the Audio Interfaces, Arasan also offers the CSI, DSI for Camera & Display along with the DPHY IP core in nodes from 28nm – 180nm, including Automotive Grade. Arasan leads the convergence of Mobile and Automobile Interfaces by enabling adoption of the MIPI and Mobile Storage Standards like eMMC and SD Cards in Automobiles.
Total Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for Ethernet, MIPI, PCIe, USB, UFS, SD, SDIO, eMMC, and UFS.
About the MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 275 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit http://www.mipi.org.
Related Semiconductor IP
- MIPI SLIMbus Software Stack
- MIPI SLIMbus Hardware Validation Platform
- Simulation VIP for MIPI SLIMbus
- MIPI SLIMBUS Verification IP
- MIPI SLIMBUS Synthesizable Transactor
Related News
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- Arasan Chip Systems Announces Availability of MIPI RFFE v2.0 IP
- Arasan Announces the Availability of MIPI D-PHY IP for TSMC 22nm Process Technology
- Arasan Announces MIPI I3C IP Cores compliant to the MIPI I3C Specifications v1.1
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack