Alvand Technologies Announce tape-out of its compact, low-power Wireless MIMO Analog Front End in 40nm
Santa Clara, California -- August 10, 2011 -- Alvand’s Wireless MIMO AFE at the 40nm process node represents the fourth generation of this proven IP technology, which has already been implemented in 130nm, 90nm and 65nm processes across multiple foundries. Alvand’s Wireless MIMO IP has been successfully integrated into multiple IC products by manufacturers worldwide. The MIMO IP is taped-out in GLOBALFOUNDRIES and is ready to be integrated in consumer products for next generation wireless communications.
Like all Alvand products, the company’s Wireless MIMO IP is fully qualified and comes with a complete set of deliverables that enable rapid integration into SoC designs. Please visit our website to learn more about Alvand Wireless MIMO IP, or contact us for additional information.
About Alvand Technologies, Inc.
Alvand Technologies is a leading analog IC design company that specializes in high-speed, low-power, and ultra small die area data converters (ADC/DAC) and Analog Front End (AFE) for a broad range of applications, such as wireless (LTE,Wi-MAX,Wi-Fi) systems, ultrasound and mobile TV. Alvand also provides full turnkey mixed-signal ASICs based on its high performance and low power IPs. For more information visit us at www.alvandtech.com
Related Semiconductor IP
- MIMO Decoder
- K-Best MIMO 3×3 Decoder
- mmWave 8x8 MIMO RF Front End V2
- mmWave 8x8 MIMO RF Front End V1
- MIMO MMSE Decoder
Related News
- Alvand Technologies Announces Advanced Wireless MIMO Analog Front End Platform for LTE/WiMAX Application
- Tahoe RF Semiconductor Announces RF Receiver Front End and Integrated VCO IP Blocks Aimed At Multiple Wireless Standards
- IQ-Analog now offers low power, size efficient wideband Analog Front End for (AFE) for WiMAX, Digital Video Broadcast and 802.11x applications
- Nuvation Introduces the Multichannel Video Front End Reference Design for Design-Acceleration of Video Security Encoder Products
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs