Present IP is a programmable Analog PLL suitable for high speed clock generation.
- PLL
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Present IP is a programmable Analog PLL suitable for high speed clock generation.
This IP is a programmable Analog PLL suitable for high speed clock generation.
The GSMC18_PLL_01 is developed as a macro cell for clock generation.
GMSC 0.18um MMC including PRG03,VDT01,POR03,ROSC01
To provide a solution to the MMC cards, GSMC18_MMC_03 is consolidated by four independent IPs: GSMC18_PRG_03, GSMC18_ROSC_01, GSM…
The USB11PHY is an IP version of USB transceiver.
This IP is a programmable Analog PLL suitable for high speed clock generation.
This IP is a programmable Analog PLL suitable for high speed clock generation.
SMIC 0.13μm 1.2v 200MHz Ring Oscillator
The present IP is a Ring Oscillator which is controlled by external bias current from bandgap.
IP
Standard Cell (Generic) Library IP, HVT, 9 tracks, UMC 90nm LL process
UMC 90nm LL Logic-HVT process standard Core Cell Library.
Band Gap IP, Input: 1.0V - 1.5V, VBG=0.615V, UMC 0.13um HS/FSG process
Input 1.0V-1.5V, VBG=0.615V, Bnad Gap, HS process, UMC 0.13um HS/FSG Logic process.
Linear Regulator IP, Input: 3.3V, Output: 1.2V/1.0V/0.8V, 50mA, UMC 0.13um HS/FSG process
3.3V to 1.2V, 1.0V and 0.8V with 50mA driving capability for each, Istb=130uA, Linear Regulator.
USB 2.0 OTG PHY IP, UMC 0.13um LL/FSG process
USB 2.0 On-The-Go PHY, UMC 0.13um LL process.
The USB 2.0 Host Controller provides a link between the AMBA on-chip bus and the Universal Serial Bus (USB).
Specialty OSC IO IP, UMC 0.11um LL/FSG process
UMC 0.11um LL Logic/FSG process 3.3V low frequency crystal osc.
Specialty OSC IO IP, UMC 0.11um LL/FSG process
UMC 0.11um LL Logic/FSG process 3.3V high frequency crystal osc.
Specialty Analog ESD IO IP, UMC 0.11um LL/FSG process
UMC 0.11um LL Logic process true 3.3V Analog ESD IO.
Specialty OSC IO IP, UMC 0.11um HS/FSG process
UMC 0.11um HS/FSG Logic process 3.3V low frequency crystal osc.
Specialty OSC IO IP, UMC 0.11um SP/FSG process
UMC 0.11um SP/FSG Logic process 3.3V low frequency crystal osc.
Specialty OSC IO IP, UMC 0.11um SP/FSG process
UMC 0.11um SP/FSG Logic process 3.3V high frequency crystal osc.