Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process
UMC 65nm SP/RVT Logic and HVT Low-K process synchronous, high density, Dual Port SRAM compiler with the row redundancy option.
- UMC
- 65nm
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Dual Port SRAM Compiler IP, Support Repair Features, UMC 65nm SP process
UMC 65nm SP/RVT Logic and HVT Low-K process synchronous, high density, Dual Port SRAM compiler with the row redundancy option.
DC-DC IP, Input: 3.3V, Output: 5V/50mA, UMC 65nm LL process
DC-DC Power converter, Input:3.0V~3.6V, output:5V, 50mA loading, UMC 65nm LL/RVT Low_K process.
PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 300MHz - 600MHz, UMC 65nm LL process
Input 20M-200MHz, output 300M-600MHz, frequency synthesizable PLL, UMC 65nm LL Logic/RVT Low-K process.
PLL (Frequency Synthesizer) IP, Input: 5MHz - 500MHz, Output: 31.25MHz - 500MHz, UMC 65nm SP process
Input 5M-500MHz, output 31.25M-500MHz, frequency synthesizable PLL, UMC 65nm SP/RVT process.
One Port Register File Compiler IP, UMC 0.11um CIS process
UMC 0.11um CMOS Image Sensor 2P3M process synchronous high density Single Port Register File SRAM memory compiler.
SMIC 0.18um 3.3v-1.8v Power Regulator
Power Regulator, also called Voltage Regulator, is an on-chip device which provides the suitable power supply for the core from a…
The USB1.1 PHY is an IP version of USB transceiver.
SMIC 0.18µm 1.8v/3.3v Power Switch
The SMIC18_PSW_01 is a PMOS power switch between the main power supply and isolation area.
This IP is a Voltage Detector (VDT) circuit for power management application.
The present IP is a VCC Detector (VDT) circuit which detects the core supply and then sends a corresponding control signal to lev…
GSMC 0.18um 3.3v RC Oscillator
The present IP is a RC oscillator with internal R and C to generate 32¡À20%KHz clock.
GSMC 0.18µm 1.8v/3.3v Power Switch
The GSMC18_PSW_02 is a PMOS power switch between the main power supply and circuit cell.
GSMC 0.18um 3.3v-1.8v Power Regulator
This is a 3.3V to 1.8V power regulator based on GSMC 0.18um 1.8V/3.3V D0 Process.
GSMC 0.18um Crystal Oscillator IO
This is a crystal oscillator IO pad designed for low-power consumption application.
ADX is an interleaving post-correction digital IP with extreme performance.
10-Bit Current steering DAC 10 bits. - 0.13um
10 bits 80MS/s current steering DAC
The XPS Universal Asynchronous Receiver Transmitter (UART) Lite Interface connects to the PLB (Processor Local Bus) and provides …
Open source version of the UltraSPARC T2 processor
OpenSPARC T2 is derived from the UltraSPARC T2 processor.
GSMC 0.18um 1.8V/3.3V Clockgating Cell Library
VeriSilicon GSMC 0.18um 1.8V/3.3V Clockgating Cell (01) Library developed by VeriSilicon is optimized for Grace Semiconductor Man…
GSMC 0.25um 2.5V/3.3V PCI I/O Cell Library
VeriSilicon GSMC 0.25um 2.5V/3.3V PCI I/O Cell Library developed by VeriSilicon is optimized for Grace Semiconductor Manufacturin…